Hostname: page-component-54dcc4c588-sdd8f Total loading time: 0 Render date: 2025-10-11T20:47:51.510Z Has data issue: false hasContentIssue false
  • English
  • Français

Low Temperature Si Dot Thin-Film-Transistor Memory

Published online by Cambridge University Press:  10 February 2011

K. Nomoto ,
D. P. Gosain ,
T. Noguchi ,
S. Usui  and
Y. Mori
K. Nomoto
Affiliation:
Research Center, Sony Corporation, 2-1-1 Shinsakuragaoka, Hodogaya-ku, Yokohama 240-0036, JAPAN TEL: +81-45-353-6865, FAX: +81-45-353-6909, E-mail: knomoto@src.sony.co.jp
D. P. Gosain
Affiliation:
Research Center, Sony Corporation, 2-1-1 Shinsakuragaoka, Hodogaya-ku, Yokohama 240-0036, JAPAN
T. Noguchi
Affiliation:
Research Center, Sony Corporation, 2-1-1 Shinsakuragaoka, Hodogaya-ku, Yokohama 240-0036, JAPAN
S. Usui
Affiliation:
Research Center, Sony Corporation, 2-1-1 Shinsakuragaoka, Hodogaya-ku, Yokohama 240-0036, JAPAN
Y. Mori
Affiliation:
Research Center, Sony Corporation, 2-1-1 Shinsakuragaoka, Hodogaya-ku, Yokohama 240-0036, JAPAN
Get access

Abstract

We report a novel poly-Si-thin-film-transistor based memory with Si-nano-crystals (Si dots) floating gate fabricated on a quartz substrate at a temperature below 400°C. Novel techniques of Si-dot and tunnel-oxide formation using excimer laser annealing were performed. A preliminary device shows a threshold voltage shift larger than 1 V with 20 V, 10 ms write/erase (W/E) operation and a retention time of 103 s at room temperature. The device operates 104 W/E cycles without significant degradation.

Information

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 571: Symposium W – Semiconductor Quantum Dots , 1999 , 25
Copyright
Copyright © Materials Research Society 2000

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable

References

REFERENCES

1. DiMaria, D. J., Dong, D. W., Pesavento, F. L., Lam, C., and Brorson, S. D., J. Appl. Phys. 55, 3000 (1984).10.1063/1.333291Google Scholar
2. Maiti, B., and Lee, J. C., IEEE Electron Device Lett. 13, 624 (1992).10.1109/55.192865Google Scholar
3. Dori, L., Acovic, A., DiMaria, D. J., and Hsu, C.-H., IEEE Electron Device Lett. 14, 283 (1993).10.1109/55.215199Google Scholar
4. Tiwari, S., Rana, F., Hanafi, H., Hartstein, A., Crabbé, E. F., and Chan, K., Appl. Phys. Lett. 68, 1377 (1996).10.1063/1.116085Google Scholar
5. Tiwari, S., Rana, F., Chan, K., Shi, L., and Hanafi, H., Appl. Phys. Lett. 69, 1232 (1996).10.1063/1.117421Google Scholar
6. Nakajima, A., Sugita, Y., Kawamura, K., Tomita, H. and Yokoyama, N., Jpn. J. Appl. Phys. 35, L189 (1996).10.1143/JJAP.35.L189Google Scholar
7. Gosain, D. P., Westwater, J. and Usui, S., extended abstract AMLCD '97 (Tokyo Japan), p.51(1997).Google Scholar